I. INTRODUCTION

P
REDICTION of phase noise for integrated complementary metal oxide semiconductor (CMOS) voltage-controlled oscillators (VCO)
is an essential topic of research. The CMOS technology is viewed as a promising solution for the wireless transceiver on a single chip. As a local oscillator in the transceiver, the phase noise of the VCO is one of the most critical parameters for the quality and reliability. Phase noise in oscillator has been studied extensively [1] - [7] . The feasible design procedure and structure to obtain the low phase noise is still in progress [8] . It has been indicated that the single-sideband power spectral density of phase noise is given by the following [4] (1) where is the effective resistance of the LC-tank, which approximately equals the series resistance of the inductor, is the excess noise factor of the amplifier, is the oscillation frequency, is the frequency offset from the carrier, and is the carrier's power level. This model described well the shape of the spectrum, but the excess noise factor is another empirical fitting parameter and rarely discussed [3] , [4] . Here, in this study, the phase noise of cross-coupled LC VCO is investigated. Based on (1), we optimize the power , factor , and factor TABLE I SOME PARAMETERS OF VCO to achieve the low phase noise performance. From the procedure of optimization steps, the excess noise factor of the amplifier coming from the active device has been determined. The achievement of low phase noise is also matched with prediction by formula in the frequency domain.
II. PHASE NOISE IN CROSS-COUPLED LC VCO
The block diagram of a typical cross-coupled VCO and its die photograph are shown in Fig. 1 (a)and (b). The cross-coupled pair NMOS transistors M1 and M2 in accompany with the PMOS transistors M3 and M4 has the ability to generate the negative resistance to compensate the LC tank loss. M5 is the current tail. The normally used varactor is inversion-mode MOS varactor (M6 and M7). The details of design parameters for a 2-GHz operation are listed in Table I . The chip size of VCO including pads is 880 m . The first step in improving the phase noise is to maximize the quality factor of the tank circuit, basically the inductor. This work is mainly on the layout optimization of the planar inductor, three general guidelines are adopted to construct a width-varying spiral inductor [4] , [5] . The measured inductance and quality factor Q between constant width and optimum width under the same inductance 3.3 nH is shown in Fig. 2 . The measured inductance factor is about five. The die size of the optimized inductor is 564 m . As for varactor, the PMOS is used because of the wide tuning capability and low phase noise. They have good quality values of about 40 at 2 GHz. But the quality factor of the tank is still limited mainly by the performance of the inductor. Fig. 3 shows the tuning range transfer function of the oscillator, and its tuning range is about 9.1%.
The second step is to maximize the signal power in the tank circuit. The circuit is conceptually divided into the passive tank and active circuit as shown in Fig. 4(a) . The active part includes the PMOS and NMOS. The negative resistance is inversely proportional to oscillation amplitude as shown in the Fig. 4(b) . The dotted line indicates the simulated results and the solid line is the average value by linearization. The trace seems to quite linear at large amplitude, although a slight bending at small amplitude. The behavior around the steady state can be approximated by a linear relationship as m , where is the initial value of linear fitting resistance, m is the maximum value of current with zero negative resistance. The power delivered to the external load (oscillator) is maximized as oscillation current amplitude m [9] . In our case, m mA and mA with 3-V supply voltage. The third step is to trim the ratio of to have equal rise and fall time in the waveform. A symmetric waveform is helpful to get the lower corner in phase noise. The final step is to minimize the excess noise factor in (1). Actually, the total noise of VCO is attributed from two parts, one is the total noise source in all active devices, and the other is coming from the nonlinear mixing mechanism in oscillation under large-signal operation [6] . Here, our target is to minimize the excess noise factor coming from nonlinear mixing mechanism. It can be found by the following procedure. It is well known that all the noise source of device can be transformed to one of the output drain node. A small-signal sinusoidal current simulating the low frequency noise at m MHz is injected into this output node. Then a sideband peak at m emerges in the spectrum with simulation results as shown in Fig. 5 . The larger difference between sidebands and center carrier is, the more sinusoidal the waveform is [3] , [6] . These results indicate in smaller the excess noise factor. It implies that the effect of nonlinear mixing is the minimum. The optimization is a trade off among the drain current, size, and of tail MOS with m of cross-coupled pair keeping constant. Fig. 6 shows the relation between and level difference. The optimum situation is with the largest difference. According to our observation between mark and mark in Fig. 5 , the excess noise factor can be reduced to 4 dB [6] .
III. MEASUREMENT AND DISCUSSION
The measured result of phase noise is demonstrated with 116 dBc/Hz at 600 kHz offset as shown in Fig. 7 , and the corner frequency of is equal to 15 kHz. In our work, the at 2 GHz, 2.51 is deduced from excess noise factor (4 dB) by nonlinear mixing mechanism, and V. The calculation of phase noise at 600 kHz offset from (1) is given as kHz dBc/Hz. The prediction is quite agreement with the measured one.
The VCO performance by means of a figure of merit is defined as [2] (2) where is the signal sideband noise at offset frequency . The value of FOM from (2) is 173.2 dBc/Hz. The com -TABLE II  COMPARISON WITH SOME REPORTED PAPERS BASING ON THE SAME  STRUCTURE AND RELATED TECHNOLOGY parison with some reported papers basing on the same structure and related technology is also listed in Table II . The performance of our work can be compatible with some reported papers. Though a less value of FOM, our VCO has large output power of signal than others.
IV. CONCLUSION
The theoretical analysis of a low phase noise VCO with complementary cross-couple pair is presented. From the procedure of optimization steps, the excess noise factor of the amplifier coming from the active device has been determined. The oscillator is implemented by the standard 0.35-m CMOS technology with phase noise 116 dBc/Hz at 600 kHz offset.
